
								R	EVISI	ONS										
LTR				DESCRIPTION DATE (YR-MO-DA)								APPR	OVED)						
А				e. Mal ditorial					nd wav	eforms	s. Add	I		94-0	9-06			M. A	. Frye	
REV																				
SHEET REV	A	A	A	Α	A	Α	A	A	A	Α	A	A	A	A	Α	Α	A			
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31			
REV STATUS				RE\	<u> </u>		Α	A	A	Α	A	A	Α	A	A	A	A	Α	Α	Α
OF SHEETS				SHE			1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					PARED enneth						D	EFENS			ONICS			ENTE	R	
STAN MICRO DR <i>a</i>	CIR	CUI	Γ		CKED f Bowlii										₹, OΠI		****			
THIS DRAWING IS AVAILABLE FOR USE BY ALL			ROVED Chael F							IRCU IONO					AL, CN	MOS,	64K 2	X 4		
DEPAF AND AGEN DEPARTMEN	ICIES	OF TH		DRA	WING		OVAL [0-27	DATE		SIZE			E COD			50	62-	921	32	
AMSC	N/A			REVI	ISION I	LEVEL					4	6	726	8		J3	UZ -	JZI	JZ	
							4			SHE	ET	1		OF	3′	1				

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 RHA designator. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Access <u>time</u>	Refresh
01	4C4067	64K x 4 bit DRAM	100 ns	256 cycles (4 ms)
02	4C4067	64K x 4 bit DRAM	120 ns	256 cycles (4 ms)
03	4C4067	64K x 4 bit DRAM	150 ns	256 cycles (4 ms)

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

<u>Device class</u> <u>Device requirements documentation</u>

M Vendor self-certification to the requirements for non-JAN class B microcircuits in

accordance with 1.2.1 of MIL-STD-883

Q or V Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
V	GDIP1-T18	18	Dual-in-line
Χ	See figure 1	18	Leadless chip carrier
Υ	See figure 1	18	Leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 2

1.3 Absolute maximum ratings. 1/

Thermal resistance (θ_{JC}):

Cases X and Y 50° C/W Junction temperature (T_J)+150° C

1.4 Recommended operating conditions.

1.5 Digital logic testing for device classes Q and V.

Fault coverage measurement of manufacturing

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, bulletin, and handbook. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

- Integrated Circuits, Manufacturing, General Specification for. MIL-I-38535

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

Values will be added when they become available.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-92132
	REVISION LEVEL A	SHEET 3

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Pennsylvania Street, N.W., Washington, DC 20006.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 <u>Truth table(s)</u>. The truth table(s) shall be as specified on figure 3.
 - 3.2.4 Radiation exposure circuit. The radiation exposure circuit will be provided when RHA product becomes available.
- 3.2.5 <u>Functional tests</u>. Various functional tests used to test this device are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device class M, alternate test patterns shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request. For device classes Q and V alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 4

- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 41 (see MIL-I-38535, appendix A).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Dynamic burn-in for device class M (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
 - c. Interim and final electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 5

TABLE I. <u>Electrical performance characteristics</u> .								
Test	Symbol Conditions <u>1</u> / <u>2</u> / <u>3</u> / <u>4</u> / -55° C ≤ T _C ≤ +125° C		Group A subgroups	Device type	Lir	Unit		
		4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	graugi aup	3,42	Min	Max		
High level output voltage <u>5</u> /	V _{OH}	$V_{IL} = 0.8 \text{ V},$ $I_{OH} = -5 \text{ mA}, V_{IH} = 2.4 \text{ V}$	1, 2, 3	All	2.4		V	
Low level output voltage <u>5</u> /	V _{OL}	V _{IL} = 0.8 V, I _{OH} = 5 mA, V _{IH} = 2.4 V	1, 2, 3	All		0.4		
High level input leakage current	I _{IH}	V _{CC} = 5.5 V, V _I = 6.5 V	1, 2, 3	All		10	μA	
Low level input leakage current	I _{IL}	V _{CC} = 5.5 V, V _I = 0.0 V	1, 2, 3	All		-10		
High level output leakage current	I _{OH}	V _{CC} = 5.5 V, V _O = 6.5 V	1, 2, 3	All		10		
Low level output leakage current	I _{OL}	V _{CC} = 5.5 V, V _O = 0.0 V	1, 2, 3	All		-10		
Average operating current during READ <u>6</u> / or WRITE cycle	l _{CC1}	T _C = minimum cycle	1, 2, 3	All		60	mA	
Average page-mode current <u>6</u> /	I _{CC2}	T _C (P) = minimum cycle, RAS low, CAS cycling	1, 2, 3	All		55		
Standby current	I _{CC3}	After 1 memory cycle RAS and CAS high	1, 2, 3	All		8		
Average refresh current (RAS only REFRESH) 6/	I _{CC4}	T _C = minimum cycle, CAS high, RAS cycling	1, 2, 3	All		60		
Standby_current (CAS before RAS refresh) 7/	I _{CC5}	T _C (P) = minimum cycle, RAS and CAS cycling	1, 2, 3	All		60		

 $T_C = +25^{\circ} C$, f = 1 MHz See 4.4.1e

 T_C = +25° C, f = 1 MHz See 4.4.1e

 C_{11}

 C_{l2}

See footnotes at end of table.

Input capacitance, RAS,

CAS, WE, OE <u>7</u>/

Input capacitance,

 $A_0 - A_7, D_{IN} \underline{7}$

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE

A

SP62-92132

REVISION LEVEL
A

SHEET
6

4

4

ΑII

ΑII

рF

6

8

TABLE I. <u>Electrical performance characteristics</u> .									
Test	Symbol	Conditions <u>1/ 2/</u> -55°C ≤ T _C ≤ +	′ <u>3</u> / <u>4</u> / 125°C	Grou		Device type	Li	mits	Unit
		4.5 V ≤ V _{CC} ≤ sunless otherwise s	5.5 V specified			91-1	Min	Max	
Output capacitance, D _{OUT} <u>7</u> /	CO	$T_C = +25^{\circ} C$, f = 1 M See 4.4.1e	ИHz	4		All		8	pF
Functional test		See 4.4.1c		7, 8A	, 8B	All			
Access time from RAS 8/	t _{a(R)}	See figures 4 and 5	;	9, 10	, 11	01		100	ns
						02		120	
						03		150	<u> </u>
Access time from CAS 9/	t _{a(C)}			9, 10	, 11	01		50	
						02		60	
						03		75	
Output disable time after CAS high <u>10</u> /	t _{dis(CH)}			9, 10	, 11	All		40	
Page-mode cycle time	t _{c(P)}			9, 10	, 11	01	90		
<u>11</u> /	0(1)					02	100		
						03	120		
Read cycle time	t _{c(rd)}		9, 10,		, 11	01	195		
	0(14)					02	220		
						03	250		
Write cycle time	t _{c(W)}		9, 10, 11		, 11	01	195		
	0(11)					02	220		
						03	250		
Read-write/read-modify-	t _{c(rdW)}			9, 10	, 11	01	250		
write cycle time 11/	0()					02	290		
						03	315		
Pulse duration, CAS high	t _{W(CH)P}			9, 10	, 11	01, 02	30		
(page mode)	11 (01.)					03	35		
Pulse duration, CAS low	t _{W(CL)}			9, 10	, 11	01	50	1000	
	(=)					02	60	1000	
						03	75	1000	
Pulse duration, RAS high (precharge time) 12/	t _{W(RH)P}			9, 10	, 11	01, 02	80		
(page mode)						03	90		
Pulse duration, RAS high (precharge time)	t _{W(RH)}			9, 10	, 11	01, 02	80		
(non-page mode)		 		0.40	. 44	03	90	4000	1
Pulse duration, RAS low	t _{W(RL)}			9, 10	, 11	01	100	1000	1
						02	120	1000	1
Confortunities at and of table						03	150	1000	
See footnotes at end of table.			0175	_ [
MICROCIRC			SIZE A					5962-9	2132
DEFENSE ELECTRON DAYTON,	NICS SUPPL OHIO 45444	Y CENTER			REVI	SION LEVE A	EL	SHEET 7	

	TABI	E I. Electrical performance cha	aracteristics.				
Test	Symbol	Conditions <u>1</u> / <u>2</u> / <u>3</u> / <u>4</u> / -55° C ≤ T _C ≤ +125° C	Group A subgroups	Device type			Unit
		4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified		,.	Min	Max	
Write pulse duration	t _{w(W)}	See figures 4 and 5	9, 10, 11	01	35		ns
				02	40		
				03	45		
Column address setup time 11/	^t su(CA)		9, 10, 11	All	0		
Row address setup time 11/	t _{su(RA)}		9, 10, 11	All	0		
Data setup time 11/13/	t _{su(D)}		9, 10, 11	All	0		
Read command setup time 11/	t _{su(rd)}		9, 10, 11	All	0		
Early write command setup time before CAS low 14/	t _{su(WCL)}		9, 10, 11	All	0		
Write command setup time t _{su(WCH)}		9, 10, 11	01	35			
before CAS high	before CAS high			02	40		
				03	45		
Write command setup time	t _{su(WRH)}		9, 10, 11	01	35		
before RAS high				02	40		
				03	45		
Column address hold time after CAS low	t _{h(CLCA)}		9, 10, 11	01	20		_
				02, 03	30		
Row address hold time	t _{h(RA)}		9, 10, 11	01	15		
				02, 03	20		
Column_address hold time after RAS low	th(RLCA) t _{su(RLCA)}		9, 10, 11	01	70		_
	Su(RLCA)			02	80		
D + 1 116			0.40.44	03	100		
Data hold time after CAS low 13/	^t h(CLD)		9, 10, 11	01, 02	35		- - -
Data hold time after RAS	t		9, 10, 11	03 01	45 85		
low	h(RLD)		9, 10, 11	02	100		
				03	120		
RAS before CAS precharge 11/	^t RHCL		9, 10, 11	All	0		1

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 8

	TAB	LE I. Electrical performance cha	aracteristics.					
Test	Symbol	Conditions <u>1</u> / <u>2</u> / <u>3</u> / <u>4</u> / -55°C ≤ T _C ≤ +125°C	Group A subgroups	Device type	Lin	nits	Unit	
		4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified			Min	Max		
Data hold time after W low 13/	t _{h(WLD)}	See figures 4 and 5	9, 10, 11	01, 02	35		ns	
10W <u>10</u> /		_		03	45		_	
Read command hold time after CAS high 11/	^t h(CHrd)		9, 10, 11	All	0			
Read command hold time after RAS high 11/	^t h(RHrd)		9, 10, 11	All	10			
Write command hold time	t _{h(CLW)}	1	9, 10, 11	01	35		<u>]</u>	
after CAS low				02	40			
				03	45			
Write command hold time	t _{h(RLW)}		9, 10, 11	01	85			
after RAS low				02	100			
				03	120			
Delay time, RAS low to	t _{RLCH)}		9, 10, 11	01	110			
CAS high				02	120			
				03	150			
Delay time, CAS high to RAS low	^t CHRL	<u></u>	9, 10, 11	All	5			
Delay time, CAS low to	t _{CLRH}		9, 10, 11	01	50			
RAS high				02	60			
				03	75			
Delay time, RAS low to	t _{RLCHR}		9, 10, 11	01	20			
<u>CAS</u> high (CAS before RAS refresh only)				02	25			
ro to romoun orny)				03	30			
Delay time, CAS low to RAS low (CAS before RAS refresh only) 15/	^t CLRL			9, 10, 11	All	10		
Delay time, CAS low to W	t _{CLWL}		9, 10, 11	01	30			
low (read-modify-write cycle only) <u>14</u> / <u>16</u> /				02	50			
cycle citty/ <u>rt</u> , <u>ru</u> ,				03	60			
Delay time, RAS low to	t _{RLCL}	1	9, 10, 11	01	25	50		
CAS low				02	30	60		
				03	30	75		
Delay time, RAS low to W	t _{RLWL}]	9, 10, 11	01	80			
low (read-modify-write cycle only) 14/ 16/				20	110			
				03	135			

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 9


TABLE I. Electrical performance characteristics.

Test	Symbol Conditions $\underline{1}/\underline{2}/\underline{3}/\underline{4}/$ -55° C \leq T \underline{C} \leq +125 $^{\circ}$ C		Group A subgroups	Device type	Lin	Limits	
		4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified			Min	Max	
Refresh time interval 17/ 18/	t _{rf}	See figures 4 and 5	9, 10, 11	All		4.0	ms
Transition time (rise and fall)	t _t		9, 10, 11	All	3	100	ns
Output disable time after	t _{dis(GH)}		9, 10, 11	01		35	
OE high	, ,			02, 03		40	
Output enable time after	t _{en(GL)}		9, 10, 11	01, 02		25	
OE low <u>19</u> /				03		30	

- An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles (READ, WRITE, READ-MODIFY-WRITE, RAS refresh) before proper device operation is assured.
- AC characteristics assume transition time (t_T) = 5 ns. Input levels are from GND to 3.0 V. Input and output timing reference levels are 1.5 V.
- V_{IL} (max) and V_{IH} (min) are reference levels for measuring timing of input signals. Transition times are measured between V_{II} and V_{IH}.
- In addition to meeting the transition rate specification, all input signals must make the transition between V_{II} and V_{IH} (or V_{IH} and V_{II}) in a monotonic manner.
- V_{SS} is common for all voltages.
- Specified values are obtained with the output load equal to 2 TTL loads and 100 pF to V_{SS}.
- Capacitance measured with a Boonton meter or equivalent or effective capacitance calculated from the equation $C=I\Delta t/\Delta V$ with ΔV equal to 3 volts and V_{CC} equal to 5.0 V. Capacitance shall be measured only for the initial qualification and after process or design changes which may effect terminal capacitance.
- Assumes that $t_{RLCL} < (max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, $t_{a(R)}$ will increase by the amount that t_{RLCL} exceeds the value shown.
- 9/ Assumes that $t_{RLCL} \ge t_{RLCL}$ (max). 10/ $t_{dis(CH)}$ (max) defines the time at which the output achieves the open circuit condition and is not referenced to v_{OH} or v_{OL} .
- 11/ Some parameters are conditionally guaranteed that are specified to aid device application. They are not necessarily directly verified by a specific test, however, the vendor uses device characterizations and design specifications to insure all device parameters are within specified performance limits.
- 12/ If CAS is low at the falling edge of RAS, DOUT will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer CAS must be pulsed high for $t_{c(P)}$. Footnote $\underline{20}$ applies to determine valid data out.

 13/ These parameters are referenced to CAS leading edge in early WRITE cycles and to WE leading edge in late WRITE or
- READ-MODIFY-WRITE cycles.
- $\frac{14}{t_{su(WCL)}}, t_{CLWL} \text{ and } t_{RLWL} \text{ are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If } \\ t_{su(WCL)} \geq t_{su(WCL)} \text{ (min) the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If } \\ t_{CLWL} \geq t_{CLWL} \text{ (min) and } \\ t_{RLWL} \geq t_{RLWL} \text{ (min) the cycle is a READ-WRITE and the data output will contain data \underline{read}} \text{ from the selected cell. If neither of the above conditions are met the conditions of the data out (at access time and the data output will contain the selected cell. If neither of the above conditions are met the conditions of the data out (at access time and the data output will contain the selected cell. If neither of the above conditions are met the conditions of the data output will center the conditions o$ until CAS goes back to V_{IH}) is indeterminate.
- 15/ Enables on-chip refresh and address counters.
- 16/ During a READ-WRITE or READ-MODIFY-WRITE cycle the minimum specifications for t_{RWD} and t_{CWD} must be modified by adding 40 ns to each specification due to OE delay.
- 17/ A.256-cycle distributed refresh consists of an address location refresh cycle being performed within 15.625 µs so that all 256 RAS address combinations are executed within 4 ms (regardless of sequence). Distributed refresh is recommended.
- 18/ A 256-cycle burst refresh consists of refreshing, as rapidly as minimum cycle time allows, all 256 combinations of RAS addresses (regardless of sequence). This refresh mode must be executed within 4 ms.
- $\underline{19}$ / If OE is taken low then high ($V_{\underline{IH}}$) $D_{\underline{OUT}}$ goes open. If OE is tied permanently low a READ-WRITE or READ-MODIFY-WRITE operation requires a separate READ and WRITE cycle.
- $\underline{20}$ / If CAS = V_{IH} or OE = V_{IH} data output is high impedance. If CAS = V_{IL} and OE = V_{IL} data output may contain data from the last valid RËAD cycle.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		A	10




Symbol	Dimensions shown in			
	Millin	neters	ln	ches
	Min	Max	Min	Max
Α	1.40	1.91	.055	.075
A ₁	0.89	1.14	.035	.045
В ₁	0.56	0.71	.022	.028
D	7.11	7.49	.280	.295
D ₂	3.81 REF		.150 REF	
Е	12.32	12.83	.485	.505
E ₂	5.08 REF		.200 REF	
е	1.27 BSC		.050	0 BSC
L ₁	1.14	1.40	.045	.055
L ₂	1.91	2.31	.075	.091
N	,	18		18
R	0.10 R	0.36 R	.004 R	.014 R
ND		4	4	
NE		5		5

Note: The U.S. government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

FIGURE 1. <u>Case outline</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 12



Symbol	Dimensions shown in			
	Millimeters		Inches	
	Min	Max	Min	Max
А	1.47	1.83	.058	.072
A ₁	1.14	1.40	.045	.055
В ₁	0.15	0.56	.006	.022
D	7.11	7.37	.280	.290
D ₂	3.81 REF		.150 REF	
Е	11.28	11.58	.444	.456
E ₂	5.08 REF		.200 REF	
е	1.27 BSC		.050) BSC
L ₁	1.14	1.40	.045	.055
L ₂	1.96	2.36	.077	.093
N	,	18		18
R	0.10 R	0.36 R	.004 R	.014 R
ND		4		4
NE		5		5

Note: The U.S. government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

FIGURE 1. <u>Case outline</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 14

Device types	All
Case outlines	V, X, Y
Terminal number	Terminal symbol
1	OE
2	I/O ₁
3	I/O ₂
4	WE
5	RAS
6	A ₆
7	A ₅
8	A ₄
9	V _{CC}
10	A ₇
11	A ₃
12	A ₂
13	A ₁
14	A ₀
15	I/O ₃
16	CAS
17	I/O ₄
18	V _{SS}

FIGURE 2. <u>Terminal connections</u>.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

SP62-92132

REVISION LEVEL
A

SHEET
15

Operation				Input/Output			
	RAS	CAS	WE	OE	Row address	Column address	
Standby	Н	Н	Н	Н	Х	Х	High-Z
Read	L	L	L	Х	Row	Col	Data out
Write (early write)	L	L	L	Х	Row	Col	Data in
Read-write	L	L	$H{\rightarrow}L{\rightarrow}H$	L→H	Row	Col	Data out, Data in
Page-mode read	L	$H \rightarrow L \rightarrow H$	Н	L	Row	Col	Data out, Data out
Page-mode write	L	H→L→H	L	Х	Row	Col	Data in, Data in
Page-mode read-write	L	H→L→H	$H \rightarrow L \rightarrow H$	L→H	Row	Col	Data out, Data in
RAS-only refresh	L	Н	Х	Н	Row	N/A	High-Z
Hidden refresh	L→H→L	L	Н	L	Row	Col	Data out
CAS before RAS refresh	H⊸L	L	Х	Х	Х	Х	High-Z

X = Don't care

FIGURE 3. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 16




FIGURE 4. Load circuit.







FIGURE 5. Switching waveforms.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 17










Page-mode read cycle tw(RL) tRLCH v_{IH} RAS w(RH)P VIL t_{c (P)} -t_{CLRH} tw(RH) _t w (CH) P ^tRLCL ^tCHRL⊸ tw(CL) tw(CL) tw(CL) VIH CAS VIL th(RLCA) th(CLCA) th(RA) th(CLCA) th(CLCA) su(CA) t_{su(CA)} t_{su(CA)} t_{su(RA)}-VIH DONT CARE DONT CARE DONT CARE $A_0 - A_7$ COL COL COL ROW v_{IL} th(RHrd) ^tsu(rd)-^th(CHrd)⊸ t_{su(rd)} ^th(CHrd) th(CHrd)--t_{su(rd)} VΙΗ DONT WE VIL t_{a(C)} t_{a(C)} -ta(R) tdis(CH) t_{a(C)} tdis(CH) ^tdis(CH) v_{OH} D₁₀ . VALID VALID VALID VOL ten(GL) ten(GL) en(GL) ^tdis(CH) ^tdis(CH) ^tdis(CH) V_{IH} DONT ÇARE ΘĒ VIL FIGURE 5. Switching waveforms - Continued. SIZE **STANDARD** Α 5962-92132 MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET **DAYTON, OHIO 45444** Α 21





STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 23








FIGURE 5. <u>Switching waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 24

Hidden refresh cycle -MEMORY CYCLE → REFRESH CYCLE → REFRESH CYCLE→ tw(RH)P tw(RH) tw(RH) tw(RL) tw(RL) V_{IH} RAS VIL t_{su(RA)} lt_{RLCHR} tw(CL) VIH CAS th(RA) VIL^tsu(CA) -th(CLCA) v_{IH} ADDRESS 💥 ROW COL VIL t_{su(rd)}⊸ -^th(RHrd) V_{IH} WE v_{IL} - t_{a(C)} tdis(CH)→ ta(R) V_{OH} D₁₀ VALID DATA V_{OL} ^tdis(CH)→ - ^ten(GL) VIH ΘE v_{IL} FIGURE 5. Switching waveforms - Continued. SIZE **STANDARD** Α 5962-92132 MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER **REVISION LEVEL** SHEET **DAYTON, OHIO 45444** Α 25

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125^{\circ} C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 26

TABLE IIA. Electrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 7/

Line no.	Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)	
		Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1, 7, 9	1, 7, 9
2	Static burn-in I and II (method 1015)	Not required	Not required	Required
3	Same as line 1			1*, 7* △
4	Dynamic burn-in (method 1015)	Required	Required	Required
5	Same as line 1			1*, 7* Δ
6	Final electrical parameters	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
7	Group A test requirements	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
8	Group C end-point electrical parameters	2, 3, 7, 8A, 8B	2, 3, 7, 8A, 8B Δ	2, 3, 7, 8A, 8B, 9, 10, 11 Δ
9	Group D end-point electrical parameters	2, 3, 8A, 8B	2, 3, 8A, 8B	2, 3, 8A, 8B
10	Group E end-point electrical parameters	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ Blank spaces indicate tests are not applicable.
- 2/ Any or all subgroups may be combined when using high-speed testers.
 3/ Subgroups 7 and 8 functional tests shall verify the truth table.
 4/ * indicates PDA applies to subgroup 1 and 7.

- <u>5</u>/ ** see 4.4.1e.
- $\overline{\underline{6}}/$ Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- <u>7</u>/ See 4.4.1d.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 27

TABLE IIB. Delta limits at +25° C.

Parameter <u>1</u> /	Device types
	All
I _{CC3} standby	±10% of specified value in table I
I _{IH} , I _{IL} , I _{OL} , I _{OH}	±10% of specified value in table I

- 1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25° C ±5° C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device classes Q and V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
 - 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 28

- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

6.5.1 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
_/////	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>listing</u>
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

- 6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 29

APPENDIX

FUNCTIONAL ALGORITHMS

- 10. SCOPE
- 10.1 <u>Scope</u>. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.
 - 20. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.
 - 30. ALGORITHMS
 - 30.1 Algorithm A (pattern 1).
- 30.1.1 Output high impedance (tope). This pattern verifies the output buffer switches to high impedance (three-state) within the specified tope after the rise of CAS. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load address location with data.
 - Step 3: Raise CAS and read address location and guarantee VOL < VOH after tOFF delay.
 - 30.2 Algorithm B (pattern 2).
- 30.2.1 $\underline{V_{CC}}$ slew. This pattern indicates sense amplifier margin by slewing the supply voltage between memory writing and reading. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data with V_{CC} at 5.0 V.
 - Step 3: Change V_{CC} to 5.5 V.
 - Step 4: Read memory with background data.
 - Step 5: Load memory with background data complement.
 - Step 6: Change V_{CC} to 4.5 V.
 - Step 7: Read memory with background data complement.
 - 30.3 Algorithm C (pattern 3).
 - 30.3.1 March data. This pattern tests for address uniqueness and multiple selection. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Read location 0.
 - Step 4: Write data complement in location 0.
 - Step 5: Repeat steps 3 and 4 for all other locations in the memory (sequentially).
 - Step 6: Read data complement in maximum address location.
 - Step 7: Write data in maximum address location.
 - Step 8: Repeat steps 6 and 7 for all other locations in the memory from maximum to minimum address.
 - Step 9: Read data in maximum address location.
 - Step 10: Write data complement in maximum address location.
 - Step 11: Repeat steps 6 and 7 for all other locations in the memory from maximum to minimum address.
 - Step 12: Read memory with data complement.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 30

APPENDIX - Continued

30.4 Algorithm D (pattern 4).

- 30.4.1 <u>Refresh test (cell retention) +125°C only</u>. This test is used to check the retention time of the memory cells. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Pause t_{REF} (stop all clocks).
 - Step 4: Read memory with background data.
 - Step 5: Repeat steps 2 through 4 with data complement.
 - 30.5 Algorithm E (pattern 5).
- 30.5.1 <u>Read-modify-write (RMW)</u>. This pattern verifies the Read-modify-write mode for the memory. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Read memory with data and load with data complement using RMW cycle.
 - Step 4: Repeat step 3 for all address locations.
 - Step 5: Repeat steps 2 and 3 using data complement.
 - 30.6 Algorithm F (pattern 6).
 - 30.6.1 Page mode. This pattern verifies the Page mode for the memory. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load first page of memory with background data using Page mode cycle.
 - Step 3: Read first page of memory with data and load with data complement using Page mode cycle.
 - Step 4: Read first page of memory with data complement and load with data using Page mode cycle.
 - Step 5: Repeat steps 2 through 4 for remaining memory locations.
 - 30.7 Algorithm G (pattern 7).
- 30.7.1 CAS-before-RAS refresh test. This test is used to verify the functionality of the CAS beforeRAS mode of cell refreshing. It is done at +125°C only and is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Perform 1024 CAS-before-RAS cycles while attempting to modify data.
 - Step 4: Read memory with background data.
 - 30.8 Algorithm H (pattern 8).
- 30.8.1 RAS-only refresh test. This test is used to verify the functionality of the RAS-only mode of cell refreshing. It is done at +125°C only and is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Perform 1024 RAS-only cycles while attempting to modify data.
 - Step 4: Repeat step 3 for 1 second.
 - Step 5: Read memory with background data.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92132
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 31

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 94-09-06

Approved sources of supply for SMD 5962-92132 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Military drawing part number	Vendor CAGE number	Vendor similar part number <u>1</u> /
5962-9213201MVX	0EU86	MT4C4067C-10 883C
5962-9213201MXX	0EU86	MT4C4067EC-10 883C
5962-9213201MYX	0EU86	MT4C4067EA-10 883C
5962-9213202MVX	0EU86	MT4C4067C-12 883C
5962-9213202MXX	0EU86	MT4C4067EC-12 883C
5962-9213202MYX	0EU86	MT4C4067EA-12 883C
5962-9213203MVX	0EU86	MT4C4067C-15 883C
5962-9213203MXX	0EU86	MT4C4067EC-15 883C
5962-9213203MYX	0EU86	MT4C4067EA-15 883C

1/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGEVendor namenumberand address

0EU86 Austin Semiconductor 8701 Cross Park Drive

Austin, TX 78754

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.